6,475,892-11

10/403,864

Examiner & Lotes

Keguested wish then restriction

S(epitor) or crystal?)

S(GaN or gallium (w) Nith-the)

S(substrate#)


S(simple or mono) (Ba) (crystal)

IS (boron (w) phosphite (w) butten or boron (a) phosphite)

(IS (layer #)

S(first or frimary) (to) (layer)

S(Septond?) (40) (layer#)



Motivation! In order to grounde a grocess & exitate al Abrictive

8.08.1) [51-Sare]

2) [Am epitaxial structure of Call]

prod 3) [423]

4) [3282]

5) [50-10 are]

W [A process of epitarial structure of GaN]

mtd 7)

7) [17]

8) [84+7]

A III-I compound St such as Cat Gatter, or BD Udagawa et at teacher a BD Raved St ... congrish

ACARLUS ZINS => d 112 1-33 abs,bib ANSWER 1 OF 33 HCAPLUS COPYRIGHT 2005 ACS on STN L12 AB The present invention relates to a process and epitaxial structure of semiconductor and, more particularly, to a process and epitaxial structure of GaN based compound semiconductor which includes a buffer layer of Group III nitride formed on a single crystal of boron phosphide by growing a first layer at a low temperature and a second layer at a high temperature for growing a lattice-matched structure. The epitaxial structure of GaN based compound semiconductor comprises a substate; a single crystal of B phosphide buffer layer on the substrate; a 1st buffer layer composed of Group III nitride at a temperature of 200-800° formed on the B phosphide buffer layer; and a 2nd buffer layer composed of Group 11 nitride at a temperature of 800° formed on the 1st buffer AN 2005:717 HCAPLUS DN 142:104388 Epitaxial structure and process) ΤI compound semiconductors INLai, Mu Jen; Chang, Chiung (Ya; Chia Chienq PA SO U.S. Pat. Appl. Publ., CODEN: USXXCO DT Patent T.A English FAN.CNT 1 PATENT NO. KIND DATE APPLICATION NO. DATE -----ΡI US 2004261693 A1 20041230 US 2003-603864 20030626 PRAI US 2003-603864 20030626 L12 ANSWER 2 OF 33 INPADOC COPYRIGHT 2005 EPO on STN LEVEL 1 AN 252096567 INPADOC ED 20050113 EW 200502 UP 20050331 UW 200513 ΤI Epitaxial structure and process of GaN based compound semiconductor. IN LAI MU JEN; CHANG CHIUNG YU; LIU CHIA CHENG INS LAI MU JEN; CHANG CHIUNG YU; LIU CHIA CHENG TW; TW; TW INA LAI MU JEN; CHANG CHIUNG YU; LIU CHIA CHENG PAS LAI MU JEN; CHANG CHIUNG YU 彩红IU CHIA CHENG PAA TW; TW; TW TLEnglish DT Patent PIT USAA PATENT APPLICATION PUBLICATION (PRE-GRANT) PΙ US 2004261693 AA 20041230 ΑI US 2003-603864 A 20030626 PRAI US 2003-603864 20030626 (EDAR 20050113) L12ANSWER 3 OF 33 USPATFULL on STN (An epitaxial structure of semiconductor comprises a substrate a semiconductor comprises a substrate of semiconductor comprises as semic AB An epitaxial structure of Gan based compound

layer on the substrate; a first buffer layer composed of group III pitride at a temperature from 200 to 800 degree C. formed on the boron phosphide buffer layer; and a second buffer layer composed of group III nitride at a temperature from 800

degree formed on the first buffer layer.

CAS INDEXING IS AVAILABLE FOR THIS PATENT

AN 2004:330625 USPATFULL

ΤI Epitaxial structure and process of GaN based

```
compound semiconductor
IN
       Lai, Mu Jen, Hsin Chu, TAIWAN, PROVINCE OF CHINA
       Chang, Chiung Yu, Hsin Chu, TAIWAN, PROVINCE OF CHINA
       Liu, Chia Cheng, Hsin Chu, TAIWAN, PROVINCE OF CHINA
PΙ
       US 2004261693
                               20041230
                          A1
ΑI
       US 2003-603864
                          A1
                               20030626 (10)
DT
       Utility
FS
       APPLICATION
       ROSENBERG, KLEIN & LEE, 3458 ELLICOTT CENTER DRIVE-SUITE 101, ELLICOTT
LREP
       CITY, MD, 21043
CLMN
       Number of Claims: 10
ECL
       Exemplary Claim: 1
DRWN
       5 Drawing Page(s)
LN.CNT 215
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L12 ANSWER 4 OF 33 USPATFULL on STN
       The present invention provides a technique for fabricating a multicolor
AB
       light-emitting lamp by using a blue LED having a structure capable of
       avoiding cumbersome bonding. In particular, the present invention
       provides a technique for fabricating a multicolor light-emitting lamp by
       using a hetero-junction type GaP-base LED capable of emitting high
       intensity green light in combination. Also, for example, in fabricating
       a multicolor light-emitting Aamp from the blue LED and the yellow LED,
       the present invention provides a technique for fabricating a multicolor
       light-emitting lamp from a blue LED requiring no cumbersome bonding and
       a hetero-junction type GaAs.sub.1-ZP.sub.Z-base yellow LED of emitting
       light having high light emission intensity.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2004:237290 USPATFULL
ΑN
ΤI
       Multicolor light-emitting lamp and light source
IN
       Udagawa, Takashi, Chichibu-shi, JAPAN
ΡÌ
       US 2004183089
                          Α1
                               20040923
ΑI
       US 2004-486985
                          A1
                               20040218
                                         (10)
       WO 2002-JP8317
                               20020816
PRAI
       JP 2001-248455
                           20010820
       US 2001-323088P
                           20010919 (60)
DT
       Utility
FS
       APPLICATION
LREP
       Sughrue Mion, 2100 Pennsylvania Avenue NW, Washington, DC, 20037-3213
CLMN
       Number of Claims: 6
ECL
       Exemplary Claim: 1
DRWN
       4 Drawing Page(s)
LN.CNT 872
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L12
   ANSWER 5 OF 33 USPATFULL on STN
AΒ
       The present invention discloses a light emitting diode (LED) by using a
       P-type ZnTe layer or a ZnSe layer as a
       substrate. To match the lattice between the substrate
       and blue light LED of cubic crystal, a BP(boron
       phosphide) buffer layer of single
       crystal is formed on the substrate. When the blue
       light LED emits blue light of wavelength from 450 nm to 470 nm, the ZnTe
       or ZnSe substrate absorbs the blue light and emits
       yellow-green light of wavelength 550 nm. Thus, white light is produced
       by mixing the blue light and the yellow-green light.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
NΑ
       2004:225422 USPATFULL
ΤI
       WHITE LIGHT LED
IN
       Lai, Mu-Jen, Hsinchu, TAIWAN, PROVINCE OF CHINA
       Liu, Chia-Cheng, Hsinchu, TAIWAN, PROVINCE OF CHINA
       Chang, Chiung-Yu, Hsinchu, TAIWAN, PROVINCE OF CHINA
       JS 2004173805
PΙ
                               20040909
                          A1
       DS 6825498
                          B2
                               20041130
       US 2003-603659
ΑI
                         A1
                               20030626 (10)
```

```
PRAI
       TW 2003-92104599
                           20030304
       Utility
DT
FS
       APPLICATION
LREP
       RABIN & Berdo, PC, 1101 14TH STREET, NW, SUITE 500, WASHINGTON, DC,
       Number of Claims: 10
CLMN
ECL
       Exemplary Claim: 1
DRWN
       2 Drawing Page(s)
LN.CNT 333
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L12
    ANSWER 6 OF 33 USPATFULL on STN
AB
       A boron-phosphide-based semiconductor light-emitting
       device having a semiconductor substrate of a first conduction
       type having, on its bottom surface, a bottom electrode; a first
       boron-phosphide-based semiconductor layer of
       a first conductive type provided on the substrate; a
       Group III-V compound semiconductor active layer provided on
       the first boron-phosphide-based
       semiconductor layer; a second boron-
       phosphide-based semiconductor layer of second
       conduction type provided on the active layer; and a top
       electrode provided on the surface of the second boron
       -phosphide-based semiconductor layer. The top
       electrode includes a lower electrode and an upper electrode, the lower
       electrode is in direct contact with the second boron
       -phosphide-based semiconductor layer and formed of a
       metal incapable of establishing ohmic contact with the second
       boron-phosphide-based semiconductor layer,
       and the upper electrode is provided on the lower electrode and formed of
       a metal capable of establishing ohmic contact with the second
       boron-phosphide-based semiconductor layer.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2004:219431 USPATFULL
ΤI
       BORON PHOSPHIDE-BASED SEMICONDUCTOR LIGHT-EMITTING
       DEVICE, PRODUCTION METHOD THEREOF, AND LIGHT-EMITTING DIODE
IN
       Udagawa, Takashi, Saitama, JAPAN
PA
       SHOWA DENKO K.K. (non-U.S. corporation)
PΤ
       US 2004169191
                         A1 20040902
      US 6809346
                          B2
                               20041026
ΑT
       US 2004-795302
                          A1
                               20040309 (10)
RLI
       Continuation of Ser. No. US 2003-353006, filed on 29 Jan 2003, GRANTED,
       Pat. No. US 6730941
PRAI
       JP 2002-20824
                           20020130
       US 2002-384097P
                           20020531 (60)
DТ
       Utility
FS
       APPLICATION
LREP
       SUGHRUE MION, PLLC, 2100 PENNSYLVANIA AVENUE, N.W., SUITE 800,
       WASHINGTON, DC, 20037
CLMN
       Number of Claims: 20
ECL
      Exemplary Claim: 1
DRWN
       3 Drawing Page(s)
LN.CNT 893
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L12 ANSWER 7 OF 33 USPATFULL on STN
AΒ
       A boron phosphide-based semiconductor light-emitting
       device, which device includes a light-emitting member having a
       hetero-junction structure in which an n-type lower cladding
       layer formed of an n-type compound semiconductor, an n-type
       light-emitting layer formed of an n-type Group III nitride
       semiconductor, and a p-type upper cladding layer provided on
       the light-emitting layer and formed of a p-type boron
       phosphide-based semiconductor are sequentially provided on a
       surface of a conductive or high-resistive single-
       crystal substrate and which device includes a p-type
```

Ohmic electrode provided so as to achieve contact with the p-type upper

cladding layer, characterized in that a amorphous layer formed of boron phosphide-based semiconductor is disposed between the p-type upper cladding layer and the n-type light-emitting layer. This boron phosphide-based semiconductor light-emitting device exhibits a low forward voltage or threshold value and has excellent reverse breakdown voltage characteristics.

```
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2004:219424 USPATFULL
AN
ΤI
       Boron phosphide-based semiconductor light-emitting
       device, production method thereof and light-emitting diode
IN
       Udagawa, Takashi, Chichibu-shi, JAPAN
       Kasahara, Akira, Chichibu-shi, JAPAN
PΑ
       SHOWA DENKO K.K. (non-U.S. corporation)
PΙ
       US 2004169184
                           A1
                                 20040902
AΙ
       US 2003-714612
                           Δ1
                                 20031118 (10)
PRAI
       JP 2002-333208
                            20021118
       JP 2002-369577
                             20021220
       JP 2002-370420
                             20021220
       US 2002-428716P
                             20021125 (60)
       US 2002-436640P
                             20021230 (60)
       US 2002-436641P
                             20021230 (60)
DT
       Utility
FS
       APPLICATION
       SUGHRUE MION, PLLC, 2100 PENNSYLVANIA AVENUE, N.W., SUITE 800,
LREP
       WASHINGTON, DC, 20037
CLMN
       Number of Claims: 23
ECL
       Exemplary Claim: 1
DRWN
       4 Drawing Page(s)
LN.CNT 1930
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 8 OF 33 USPATFULL on STN
AΒ
       A light-emitting device with reduced lattice mismatch. The
       light-emitting device comprises a substrate having a first
       lattice constant, a first buffer multilayer deposited on the
       substrate, a second buffer multilayer deposited on the first
       buffer multilayer, and a Gan base epitaxial
       layer deposited on the second buffer multilayer. The
       lattice constant of the first buffer multilayer ranges from the first
       lattice constant at the bott\phim of the first buffer multilayer to a
       second lattice constant at the top of the first buffer multilayer. The
       lattice constant of the second buffer multilayer ranges from the second
       lattice constant at the bottom of the second buffer multilayer to a third lattice constant at the top of the second buffer multilayer.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2004:148943 USPATFULL
TT
       Light-emitting device with reduced lattice mismatch
ΙN
       Lai, Mu-Jen, Jungli City, TAIWAN, PROVINCE OF CHINA Chang, Chiung-Yu, Hsinchu, TAIWAN, PROVINCE OF CHINA
PΙ
       US 2004113155
                           A1
                                 20040617
       US 6815722
                           B2
                                 20041109
                           A1
                                 20030623 (10)
AΙ
       US 2003-601957
PRAI
       TW 2002-91136160
                           20021213
       Utility
DT
FS
       APPLICATION
LREP
       THOMAS, KAYDEN, HORSTEMEYER & RISLEY, LLP, 100 GALLERIA PARKWAY, NW, STE
       1750, ATLANTA, GA, 30339-5948
CLMN
       Number of Claims: 9
ECL
       Exemplary Claim: 1
DRWN
       2 Drawing Page(s)
LN.CNT 391
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L12
     ANSWER 9 OF 33 USPATFULL on SYN
AΒ
       A Group-III nitride semiconductor device including a crystal
```

```
semiconductor (Al.sub.XGa.sub.YIn.sub.1-(X+Y)N: 0 \le X < 1,
       0 < Y \le 1 and 0 < X + Y \le 1
                              crystal layer
       vapor-phase grown on the crystal substrate, an ohmic
       electrode and an electrically conducting boron
       phosphide crystal layer provided between the
       ohmic electrode and the Group-III nitride semiconductor crystal
       layer, the ohmic electrode being disposed in contact with the
       boron phosphide crystal layer.
       Also disclosed is a method for producing the Group-III nitride
       semiconductor device, and a light-emitting diode including the Group-III
       nitride semiconductor device.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2004:105570 USPATFULL
       Group-III nitride semiconductor device, production method thereof and
       light-emitting diode
       Udagawa, Takashi, Saitama, JAPAN
       SHOWA DENKO K.K. (non-U.S. corporation)
       US 2004079959
                            A1
                                 20040429
       US 2003-689024
                                  20031021 (10)
                            A1
       JP 2002-306722
                             20021022
       US 2002-422121P
                             20021030 (60)
       Utility
       APPLICATION
       SUGHRUE MION, PLLC, 2100 PENNSYLVANIA AVENUE, N.W., SUITE 800,
       WASHINGTON, DC, 20037
       Number of Claims: 18
       Exemplary Claim: 1
       2 Drawing Page(s)
LN.CNT 756
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 10 OF 33 USPATFULL on STN
       A semiconductor devide is prepared by the use of a vapor phase method
       and is provided with a semiconductor layer composed of
       boron phosphide (BP) having a band gap at room
       temperature of not less than 2.8 eV and not more than 3.4 eV or a
       boron phosphide (BP) - base mixed crystal
       which contains the botton phosphide (BP) and which is
       represented by the formula:
       B. sub. \alphaAl. sub. \betaGa. sub. \frac{1}{\alpha}In. sub. 1-\alpha-\beta-
       \gamma P. sub. \delta As. sub. \epsilon N. sub. 1 - \delta - \epsilon
        (0<\alpha=1, 0=\beta<1, 0=\gamma<1, 0 \nmid \alpha+\beta+\gamma=1,
       0<\delta=1, 0=\varepsilon<1, 0<\delta+\varepsilon=1).
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2003:333532 USPATFULL
       Semiconductor device, semiconductor layer and production
       method thereof
       Udagawa, Takashi, Chichibu shi, JAPAN
                                  20081225
       US 2003234400
                            A1
       US 2003-332200
                                  20030107 (10)
       WO 2002-JP5007
                                  2002/0523
                             20010528
       JP 2001-158282
       Utility
       APPLICATION
       SUGHRUE MION, PLLC, 2100 PENN$YLVANIA AVENUE, N.W., WASHINGTON, DC,
       20037
       Number of Claims: 11
       Exemplary Claim: 1
       9 Drawing Page(s)
LN.CNT 1797
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 11 OF 33 USPATFULL on STN
       A method of forming a group-III hitride semiconductor layer on
```

substrate, an electrically conducting Group-III nitride

AN

ΤI

IN

PA

PΙ

AΙ

DT

FS

LREP

CLMN

DRWN

ECL

AB

AN

TΙ

IN PΙ

AΙ

DT

FS

PRAI

LREP

CLMN

ECL

L12

AΒ

DRWN

PRAI

a buffer layer is formed on the substrate. A hydrogen treatment is performed on the buffer layer. Finally, a group-III nitride semiconductor layer is formed on the buffer layer. According to the present invention, a hydrogen treatment is performed on the buffer to prevent corrosion during subsequent process and remove particles from the buffer layer. Thus, the structure of the epitaxy layer following formed on the buffer layer is enhanced. CAS INDEXING IS AVAILABLE FOR THIS PATENT. 2003:318803 USPATFULL Method of forming group-III nitride semiconductor layer on a light-emitting device Terashima, Kazutaka, Hsinchu, TAIWAN, PROVINCE OF CHINA Lai, Mu-Jen, Chuagli City, TAIWAN, PROVINCE OF CHINA Chang, Chiung-Yu, Taichung, TAIWAN, PROVINCE OF CHINA US 2003224548 20031204 A1 US 6828169 B2 20041207 US 2003-463355 Α1 20030617 (10) Continuation-in-part of Ser. No. US 2002-62116, filed on 30 Jan 2002, PENDING TW 2002-91120763 20020911 Utility APPLICATION THOMAS, KAYDEN, HORSTEMEYER & RISLEY, LLP, 100 GALLERIA PARKWAY, NW, STE 1750, ATLANTA, GA, 30339-5948 Number of Claims: 20 Exemplary Claim: 1 3 Drawing Page(s) LN.CNT 302 CAS INDEXING IS AVAILABLE FOR THIS PATENT. ANSWER 12 OF 33 USPATFULL on STN A p-n junction-type compound semiconductor light-emitting device having a substrate formed of a single crystal, a first barrier layer provided on the substrate and formed of a compound semiconductor of a first conduction type, a light-emitting layer provided on the first barrier layer and formed of an indium (In)-containing group III nitride semiconductor of a first or a second conduction type, and an evaporation-preventing layer provided on the light-emitting layer for preventing the evaporation of indium from the light-emitting layer. The evaporation-preventing layer is formed of an undoped boron phosphide (BP)-base semiconductor of a second conduction type. A method for producing the semiconductor-light emitting device is also disclosed. CAS INDEXING IS AVAILABLE FOR THIS PATENT. 2003:255589 USPATFULL P-n junction-type compound semiconductor light-emitting device, production method thereof, lamp and light source Udagawa, Takashi, Saitama, JAPAN SHOW A DENKO K.K. (non-U.S. corporation) US_2003178631-A1_ -20030925 US 6831293 20041214 B2 US 2003-389904-AI 20030318 (10) JP 2002-75297 20020319 US 2002-384095P 20020531 (60) Utility APPLICATION SUGHRUE MION, PLLC, 2100 PENNSYLVANIA AVENUE, N.W., WASHINGTON, DC, 20037 Number of Claims: 13 Exemplary Claim: 1 4 Drawing Page(s)

a light-emitting device. First, a substrate is provided. Next,

AN

TT

IN

PΙ

AΙ

RLI

PRAI

LREP

CLMN

DRWN

L12

AΒ

AN

TI

IN

PA

ΡI

ΑI

DT

FS

LREP

CLMN

DRWN

LN.CNT 956

CAS INDEXING IS AVAILABLE FOR THIS PATENT.

ECL

PRAI

ECL

DT

FS

```
A pn-junction type compound semiconductor light-emitting device having a
       substrate formed of a crystal, a first
       barrier layer provided on the substrate and formed
       of an undoped boron phosphide-base semiconductor of
       first conduction type, and a light-emitting layer of a
       first or a second conduction type provided on the first
       barrier layer including a plurality of superposed constituent
       layers formed of group III nitride semiconductors each having a
       different band gap. The constituent layer of the
       light-emitting layer provided closest to the first
       barrier layer is a first light-emitting constituent
       layer formed of a group III nitride semiconductor containing
       phosphorus (P). A method for producing the semiconductor light-emitting
       device is also disclosed.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2003:248793 USPATFULL
TI
       Pn-junction type compound semiconductor light-emitting device,
       production method thereof and white light-emitting diode
IN
       Udagawa, Takashi, Saitama, JAPAN
PA
       SHOWA DENKO K.K. (non-U.S. corporation)
       US_2003173573 A1 20030918
       US 6774402
                         B2 20040810
       US 2003-384666
ΑI
                          A1
                               20030311 (10)
                          20020312
PRAI
       JP 2002-67473
       US 2002-430648P
                           20021204 (60)
DT
       Utility
FS -
       APPLICATION
LREP
       SUGHRUE MION, PLLC, 2100 PENNSYLVANIA AVENUE, N.W., WASHINGTON, DC.
       20037
CLMN
       Number of Claims: 13
ECL
       Exemplary Claim: 1
DRWN
       3 Drawing Page(s)
LN.CNT 1252
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L12 ANSWER 14 OF 33 USPATFULL on STN
AB
       A pn-junction-type boron-phosphide-based
       semiconductor light-emitting device having a single-
       crystal silicon (Si) substrate of first conduction
       type; a first boron-phosphide-based
       semiconductor layer of first conduction type
       provided on the substrate; a light-emitting layer
       formed of a Group III-V semiconductor layer of first
       or second conduction type which is doped with an element
       belonging to Group IV of the periodic table provided on the
       first boron-phosphide-based semiconductor
       layer; and second boron-phosphide
       -based semiconductor layer of second conduction type
       formed of a boron-phosphide-based semiconductor
       layer of second conduction type containing a Group IV
       element provided on the light-emitting layer. The
       first boron-phosphide-based semiconductor
       layer, the light-emitting layer, and the
       second boron-phosphide-based semiconductor
       layer form a pn-junction-type hetero structure. In addition, the
       second conduction type is opposite the first conduction type. Also,
       disclosed is a method for producing the device.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2003:230061 USPATFULL
ΤI
       P-n junction type boron phosphide-based
       semiconductor light-emitting device and production method thereof
IN
       Udagawa, Takashi, Saitama, JAPAN
```

SHOWA DENKO K.K. (non-U.S. corporation)

A1

20030828

L12 ANSWER 13 OF 33 USPATFULL on STN

AB

PA

ΡI

US 2003160253

on the cladding layer. The barrier layer is formed from a boron-containing Group III-V compound semiconductor having the same lattice constant as a boron-containing Group III-V compound semiconductor constituting the cladding layer.

```
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2003:37454 USPATFULL
TI
       Stacked layer structure, light-emitting device, lamp, and
       light source unit
IN
       Udagawa, Takashi, Saitama, JAPAN
PA
       SHOWA DENKO K.K. (non-U.S. corporation)
       US 2003027099
PΙ
                          A1
                                20030206
       US 6835962
                          B2
                                20041228
       US 2002-207901
AΙ
                          A1
                                20020731 (10)
       JP 2001-233428
PRAI
                            2001/0801
       JP 2001-235454
                            20010802
       JP 2001-247523
                            2001 0817
                            20010/810 (60)
       US 2001-311103P
       US 2001-311073P
                            US 2001-323084P
                            20010 19 (60)
DT
       Utility
FS
       APPLICATION
LREP
       SUGHRUE MION, PLLC, 2100 PENNSYLVANIA AVENUE, N.W., WASHINGTON, DC.
       20037
CLMN
       Number of Claims: 13
ECL
       Exemplary Claim: 1
DRWN
       3 Drawing Page(s)
LN.CNT 1177
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 17 OF 33 USPATFULL on STN
1.12
AB
       A method of growing a group III nitride semiconductor crystal
       layer includes a step of growing a first buffer
       layer composed of boron phosphide on a
       silicon single crystal substrate by a
       vapor phase growth method at a temperature of not lower than 200°
       C. and not higher than 700° C., a step of growing a
       second buffer layer composed of boron
       phosphide on the first buffer layer by a
       vapor phase growth method at a temperature of not lower than 750°
       C. and not higher than 1200° C., and a step of growing a
       crystal layer composed of group III nitride
       semiconductor crystal represented by general formula Al.sub.p
       Ga.sub.q In.sub.r N (where 0 \le p \le 1, 0 \le q \le 1,
       0 \le r \le 1, p+q+r=1) on the
                               second buffer
       layer by a vapor phase growth method. A semiconductor device
       incorporating the group III nitride semiconductor crystal
       layer is provided.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2001:29894 USPATFULL
AN
TI
       Method of growing group III nitride semiconductor crystal
       layer and semiconductor device incorporating group III nitride
       semiconductor crystal layer
ΙN
       Udagawa, Takashi, Chichibu, Japan
       Terashima, Kazutaka, Ebina, Japan
       Nishimura, Suzuka, Yamaguchi, Japan
       Tsuzaki, Takuji, Matsumoto, Japan
PA
       Showa Denko Kabushiki Kaisha, Tokyo, Japan (non-U.S. corporation)
PΙ
       US 6194744
                          B1
                                20010227
ΑI
       US 2000-500450
                               <del>20000209 (9)</del>
       Division of Ser. No. US 1999-270749, filed on 17 Mar 1999, now patented,
RLI
       Pat. No. US 6069021
       JP 1998-66769
PRAI
                           19980317
       JP 1999-36830
                           19990216
DT
       Utility
FS
       Granted
       Primary Examiner: Chaudhuri, Olik; Assistant Examiner: Wille, Douglas A.
EXNAM
```

```
US 2003-370761
AΤ
                          A1 20030224 (10)
PRAI
       JP 2002-47457
                           20020225
       US 2002-367702P
                           20020328 (60)
DT
       Utility
FS
       APPLICATION
       SUGHRUE MION, PLLC, 2100 PENNSYLVANIA AVENUE, N.W., WASHINGTON, DC,
LREP
CLMN
       Number of Claims: 12
       Exemplary Claim: 1
ECT.
       2 Drawing Page(s)
DRWN
LN.CNT 1278
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 15 OF 33 USPATFULL on STN
AB
       A boron-phosphide-based semiconductor light-emitting
       device having a semiconductor substrate of a first conduction
       type having, on its bottom surface, a bottom electrode; a first
       boron-phosphide-based semiconductor layer of
       a first conductive type provided on the substrate; a
       Group III-V compound semiconductor active layer provided on
       the first boron-phosphide-based
       semiconductor layer; a second boron-
       phosphide-based semiconductor layer of second
       conduction type provided on the active layer; and a top
       electrode provided on the surface of the second boron
       -phosphide-based semiconductor layer. The top
       electrode includes a lower electrode and an upper electrode, the lower
       electrode is in direct contact with the second boron
       -phosphide-based semiconductor layer and formed of a
       metal incapable of establishing ohmic contact with the second
       boron-phosphide-based semiconductor layer,
       and the upper electrode is provided on the lower electrode and formed of
       a metal capable of establishing ohmic contact with the second
       boron-phosphide-based semiconductor layer.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2003:205162 USPATFULL
ΑN
TI
       Boron phosphide-based semiconductor light-emitting
       device, production method thereof, and light-emitting diode
TN
       Udagawa, Takashi, Saitama, JAPAN
D\Delta
       SHOWA DENKO K.K. (non-U.S. corporation)
PΤ
       US 2003141509
                          A1
                                20030731
     US 6730941
                          B2
                                20040504
AΤ
       US 2003-353006
                          A1
                                20030129 (10)
PRAI
       JP 2002-20824
                            20020130
                            20020531 (60)
       US 2002-384097P
DT
       Utility
FS
       APPLICATION
LREP
       SUGHRUE MION, PLLC, 2100 PENNSYLVANIA AVENUE, N.W., WASHINGTON, DC,
       20037
CLMN
       Number of Claims: 15
ECL
       Exemplary Claim: 1
DRWN
       3 Drawing Page(s)
LN.CNT 845
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 16 OF 33 USPATFULL on STN
AB
       A stacked layer structure including a single
       crystal substrate; an amorphous or polycrystalline
       buffer layer formed from a boron-containing Group III-V
       compound semiconductor. The buffet layer is provided on the
       substrate; a cladding layer formed from a
       boron-containing Group III-V compound semiconductor is provided on the
       buffer layer; and a light-emitting layer having a quantum well structure including a harrier layer formed from a
       boron-containing Group III-V compound semiconductor and a well
       layer formed from a Group III nitride semiconductor is provided
```

US 6831304

B2

20041214

```
CLMN
       Number of Claims: 6
ECL
       Exemplary Claim: 1
DRWN
       3 Drawing Figure(s); 3 Drawing Page(s)
LN.CNT 959
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 18 OF 33 USPATFULL on STN
1.12
AB
       A method of growing a group III nitride semiconductor crystal
       layer includes a step of growing a first buffer
       layer composed of boron phosphide on a
       silicon single crystal substrate by a
       vapor phase growth method at a temperature of not lower than 200°
       C. and not higher than 700° C., a step of growing a
       second buffer layer composed of boron
       phosphide on the first buffer layer by a
       vapor phase growth method at a temperature of not lower than 750°
       C. and not higher than 1200° C., and a step of growing a
       crystal layer composed of group III nitride
       semiconductor crystal represented by general formula Al.sub.p
       Ga.sub.q In.sub.r N (where 0 \le p \le 1, 0 \le q \le 1,
       0 \le r \le 1, p+q+r=1) on the
                                second buffer
       layer by a vapor phase growth method. A semiconductor device
       incorporating the group III nitride semiconductor crystal
       layer is provided.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
ΑN
       2000:67610 USPATFULL
TI
       Method of growing group III nitride semiconductor crystal
       layer and semiconductor device incorporating group III nitride
       semiconductor crystal layer
IN
       Terashima, Kazutaka, Ebina, Japan
       Nishimura, Suzuka, Yamaguchi, Japan
       Tsuzaki, Takuji, Matsumoto, Japan
Udagawa, Takashi, Chichibu, Japan
PA
       Showa Denko K.K., Tokyo, Japan (non-U.S. corporation)
       US 6069021
                                20000530
       <del>US 1999-270749</del>
                                19990317 (9)
PRAI
       JP 1998-66769
                            19980317
       JP 1998-180921
                            19980626
       JP 1998-193125
                            19980708
       JP 1998-232279
                            19980806
       JP 1999-36830
                            19990216
       US 1999-119326P
                            19990209 (60)
DT
       Utility
FS
       Granted
EXNAM
       Primary Examiner: Chaudhuri, Olik; Assistant Examiner: Wille, Douglas A.
       Sughrue, Mion, Zinn, Macpeak & Seas, PLLC
LREP
CLMN
       Number of Claims: 10
ECL
       Exemplary Claim: 1
       3 Drawing Figure(s); 3 Drawing Page(s)
DRWN
LN.CNT 988
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 19 OF 33 USPATFULL ON STN
L12
       A semiconductor device comprises a single crystal
AB
       substrate, a nucleus formation buffer layer formed on
       the single crystal substrate, and a
       lamination layer including\a plurality of Al.sub.1-x-y
       Ga.sub.x In.sub.y N (0 \le x \le 1, 0 \le y \le 1,
       x+y≤1) layers laminated above the nucleus formation
       buffer layer. The nucleus formation buffer layer is
       formed of Al.sub.1-s-t Ga.s\u00fcb.s In.sub.t N (0≤s≤1,
       0 \le t \le 1, s+t \le 1) and is formed on a surface of the
       substrate such that the nucleus formation buffer layer
       has a number of pinholes for control of polarity and formation of
       nuclei. A method of fabricating a semiconductor device comprises the
       steps of: forming, above an Al.sub.1-x-y Ga.sub.x In.sub.y N
```

Sughrue, Mion, Zinn, Macpeak & Seas, PLLC

LREP

```
(0 \le x \le 1, 0 \le y \le 1, x+y \le 1) \setminus semiconductor
       layer doped with a p-type dopant, a cap layer for
       preventing evaporation of a constituent element of the semiconductor
       layer, the cap layer being formed of one of AlN in
       which a p-type dopant is added and Al.sub.2 O.sub.3, subjecting the
       semiconductor layer to heat treatment, and removing at least a
       part of the cap layer.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       1999:85817 USPATFULL
       Semiconductor device and method of fabricating the same
       Ohba, Yasuo, Yokohama, Japan
Hatano, Ako, Tokyo, Japan
       Kabushiki Kaisha Toshiba\ Kawasaki, Japan (non-U.S. corporation)
       US 5929466
                                  9990727
       US 1997-874299
                                 19970613 (8)
       Continuation of Ser. No. US 1995-400865, filed on 8 Mar 1995, now
       patented, Pat. No. US 5656832
       JP 1994-38157
                            19940309
       JP 1995-704
                             19950106
       Utility
       Granted
       Primary Examiner: Jackson, Jr., Jerome
       Oblon, Spivak, McClelland, Maier & Neustadt, P.C.
       Number of Claims: 10
       Exemplary Claim: 1
       18 Drawing Figure(s); 6 Drawing Page(s)
LN.CNT 969
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 20 OF 33 USPATFULL on STN
       A semiconductor device comprises a single crystal substrate, a nucleus formation buffer layer formed on
       the single crystal substrate, and a
       lamination layer including a plurality of Al.sub.1-x-y
       Ga.sub.x In.sub.y N (0 \le x \le 1, 0 \le y \le 1,
       x+y≤1) layers laminated above the nucleus formation
       buffer layer. The nucleus formation buffer layer is
       formed of Al.sub.1-s-t $a.sub.s In.sub.t N (0≤s≤1,
       0 \le t \le 1, s+t \le 1) and formed on a surface of the
       substrate with an average film thickness of 5 nm to 20 nm such
       that the nucleus formation buffer layer has a number of
       pinholes for control of polarity and formation of nuclei. The pinholes
       are formed among loosely formed small crystals of Al.sub.1-s-t
       Ga.sub.s In.sub.t N (0 \le s \le 1, 0 \le t \le 1,
       s+t≤1).
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       1999:63513 USPATFULL
       Semiconductor device including quaternary buffer layer with
       pinholes
       Ohba, Yasuo, Yokohama, Japan
       Hatano, Ako, Tokyo, Japan
       Kabushiki Kaisha Toshiba, Mawasaki, Japan (non-U.S. corporation)
       US 5909040
                                 19990601
       US 1997-866056
                                 19970530 (8)
       Continuation-in-part of Ser.\ No. US 1995-400865, filed on 8 Mar 1995,
       now patented, Pat. No. US 5656832
       JP 1994-38157
                             19940309
       JP 1995-704
                             19950106
       Utility
       Granted
       Primary Examiner: Jackson, Jr.\, Jerome
       Oblon, Spivak, McClelland, Mailer & Neustadt, P.C.
       Number of Claims: 15
       Exemplary Claim: 1
       19 Drawing Figure(s); 7 Drawing(Page(s))
LN.CNT 1020
```

AN

TI

IN

PΑ

PΙ

AΙ

RLI

PRAI

DT

FS

EXNAM

LREP

CLMN

ECL

DRWN

AB

AN

ΤI

IN

PA

PΙ

·ΑΙ

RLI

PRAI

DT

FS

EXNAM

LREP CLMN

ECL

DRWN

```
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L12
    ANSWER 21 OF 33 USPATFULL of STN
AΒ
       Boron-aluminum nitride B.sub.x Al.sub.1-x N.sub.y
       (0.001 \le x \le 0.70, 0.85 \le y \le 1.05) films having
       wurtzite type structure are proposed. The material has higher hardness,
       higher sound velocity and wider band gap than hexagonal aluminum nitride
       (AlN).
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
NΑ
       1998:68710 USPATFULL
TΙ
       Boron-aluminum nitride coating and method of producing same
IN
       Utsumi, Yoshiharu, Itami, Japan
       Imai, Takahiro, Itami, Japan
       Fujimori, Naoji, Itami, Japah
       Sumitomo Electric Industries Ltd., Osaka, Japan (non-U.S. corporation)
PΑ
PΙ
       US 5766783
                                19980/616
                                19951 130 (8)
ΑI
       US 1995-565027
PRAI
       JP 1995-41687
                            19950301
       JP 1995-306899
                            19951030
DT
       Utility
FS
       Granted
EXNAM
       Primary Examiner: Speer, Timothy
LREP
       Pillsbury Madison & Sutro LLP
CLMN
       Number of Claims: 33
ECL
       Exemplary Claim: 1
DRWN
       34 Drawing Figure(s); 6 Drawing Aage(s)
LN.CNT 1580
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 22 OF 33 USPATFULL on STN
AΒ
       A semiconductor device comprises a single crystal
       substrate, a nucleus formation buffer layer formed on
       the single crystal substrate, and a
       lamination layer including a plurality of Al.sub.1-x-y
       Ga.sub.x In.sub.y N (0 \le x \le 1, 0 \le y \le 1,
               layers laminated above the nucleus formation
       buffer layer. The nucleus formation buffer layer is
       formed of Al.sub.1-s-t Ga.\sub.s In.sub.t N (0 \le s \le 1,
       0 \le t \le 1, s+t \le 1) and is formed on a surface of the
       substrate such that the nucleus formation buffer layer
       has a number of pinholes fdr control of polarity and formation of
       nuclei. A method of fabricating a semiconductor device comprises the
       steps of: forming, above an Al.sub.1-x-y Ga.sub.x In.sub.y N
       (0 \le x \le 1, 0 \le y \le 1, x + y \le 1) semiconductor
       layer doped with a p-type ddpant, a cap layer for
       preventing evaporation of a constituent element of the semiconductor
       layer, the cap layer being formed of one of AlN in
       which a p-type dopant is added and Al.sub.2 O.sub.3, subjecting the
       semiconductor layer to heat dreatment, and removing at least a
       part of the cap layer.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       97:71265 USPATFULL
AN
TI
       Semiconductor heterojunction device with ALN buffer layer of
       3nm-10nm average film thickness
       Ohba, Yasuo, Yokohama, Japan
Hatano, Ako, Tokyo, Japan
IN
PA
       Kabushiki Kaisha Toshiba, Kawa$aki, Japan (non-U.S. corporation)
                                19970812
PΤ
       US 5656832
AΙ
                                199503(8 (8)
       US 1995-400865
PRAI
       JP 1994-38157
                            19940309.
       JP 1995-704
                            19950106
חת
       Utility
FS
       Granted
EXNAM
       Primary Examiner: Jackson, Jerome
LREP
       Oblon, Spivak, McClelland, Maier & Neustadt, P.C.
CLMN
       Number of Claims: 12
```

```
ECL
       Exemplary Claim: 1
DRWN
       18 Drawing Figure(s); 6 Drawing Page(s)
LN.CNT 969
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 23 OF 33 USPATFULL on STN
AB
       Solid layer semidonductor compositions are deposited by the
       simultaneous sputtering from a sputter target and electrically discharge
       a reacting gas preferably by application of an RF potential. Preferably,
       the method is used to make solid solution layers and most
       desirably solid solution epitaxial layers of at
       least two semiconductor materials. The method may be used to make novel
       metastable compositions such as (GaAs).sub.1.sub.-x Si.sub.x,
       (GaAs).sub.1.sub.-x Ge.sub.x, (InSb).sub.1.sub.-x Si.sub.x,
       (InSb).sub.1.sub.-k Ge.sub.x, (InAs).sub.1.sub.-x Si.sub.x and
       (InAs).sub.1.sub.-\frac{1}{3} Ge.sub.x (where x is a number greater than about
       0.01, and x + (1-x) = 1, and Ga.sub.x As.sub.y Si.sub.z, Ga.sub.x
       As.sub.y Ge.sub.z, In.sub.x Sb.sub.y Si.sub.z, In.sub.x Sb.sub.y
       Ge.sub.z, In.sub.x As.sub.y Si.sub.z, In.sub.x As.sub.y Ge.sub.z and
       In.sub.x Sb.sub.y Ad.sub.z (where x, y and z are numbers greater than
       about 0.01, and x + y + z = 1).
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       76:49246 USPATFULL
AN
       Deposition of solid semiconductor compositions and novel semiconductor
TI.
       materials
       Noreika, Alexander J., Pittsburgh, PA, United States
IN
       Francombe, Maurice H., Pittsburgh, PA, United States
       Westinghouse Electric Corporation, Pittsburgh, PA, United States (U.S.
PA
       corporation)
                                19760907
PΙ
       US 3979271
                                19730723 (5)
ΑI
       US 1973-381653
DT
       Utility
       Granted
FS
EXNAM
      Primary Examiner: Vertia, Oscar R.; Assistant Examiner: Langel, Wayne A.
       Menzemer, C. L.
LREP
CLMN
       Number of Claims: 20
       Exemplary Claim: 1
ECL 
       5 Drawing Figure(s); 3 Drawing Page(s)
DRWN
LN.CNT 1379
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L12
     ANSWER 24 OF 33 USPAT2 on STN
AB
       The present invention discloses a light emitting diode (LED) by using a
       P-type ZnTe layer on a ZnSe layer as a
       substrate. To match the lattice between the substrate
       and blue light LED of\cubic crystal, a BP(boron
       phosphide) buffer layer of single
       crystal is formed on the substrate. When the blue
       light LED emits blue light of wavelength from 450 nm to 470 nm, the ZnTe
       or ZnSe substrate absorbs the blue light and emits
       yellow-green light of wa\gammaelength 550 nm. Thus, white light is produced
       by mixing the blue light \and the yellow-green light.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2004:225422 USPAT2
ΤI
       White light LED
       Lai, Mu-Jen, Hsinchu, TAIWAN, PROVINCE OF CHINA
IN
       Liu, Chia-Cheng, Hsinchu, TAIWAN, PROVINCE OF CHINA
       Chang, Chiung-Yu, Hsinchu, TAIWAN, PROVINCE OF CHINA
       Vtera Technology Inc., Hsinchu, TAIWAN, PROVINCE OF CHINA (non-U.S.
PA
       corporation)
       US 6825498
                                2004 1 130
PΙ
                                20030 626 (10)
       US 2003-603659
AΙ
PRAI
       TW 2003-92104599
                            20030304
       Utility
DT
FS
       GRANTED
EXNAM
      Primary Examiner: Ngo , Ngan V
```

```
LREP
       Rabin & Berdo, P.C.
CLMN
       Number of Claims: 10
ECL
       Exemplary Claim: 1
DRWN
       3 Drawing Figure(s); 2 Drawing Page(s)
LN.CNT 333
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 25 OF 33 USPAT2 on STN
1.12
       A boron-phosphide-based semiconductor light-emitting
AB
       device having a semiconductor substrate of a first conduction
       type having, on its bottom surface, a bottom electrode; a first
       boron-phosphide-based semiconductor layer of
       a first conductive type provided on the substrate; a
       Group III-V compound semiconductor active layer provided on
       the first boron-phosphide-based
       semiconductor layer; a second boron-
       phosphide-based semiconductor layer of second
       conduction type provided on the active layer; and a top
       electrode provided on the surface of the second boron
       -phosphide-based semiconductor layer. The top
       electrode includes a lower electrode and an upper electrode, the lower
       electrode is in direct contact with the second boron
       -phosphide-based semiconductor layer and formed of a
       metal incapable of establishing ohmic contact with the second
       boron-phosphide-based semiconductor layer,
       and the upper electrode is provided on the lower electrode and formed of a metal capable of establishing ohmic contact with the second
       boron-phosphide-based semiconductor layer.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2004:219431 USPAT2
ΤI
       Boron phosphide-based semiconductor light-emitting
       device, production method thereof, and light-emitting diode
TN
       Udagawa, Takashi, Saitama, JAPAN
       Showa Denko Kabushiki Kaisha, Tokyo, JAPAN (non-U.S. corporation)
PΑ
PΙ
       US 6809346
                          B2 . 20041026
ΑI
       US 2004-795302
                                20040309 (10)
RLI
       Continuation of Ser. No. U$ 2003-353006, filed on 29 Jan 2003, now
       patented, Pat. No. US 6730941
PRAI
       JP 2002-20824
                            20020130
       US 2002-384097P
                            20020531 (60)
DT
       Utility
FS
       GRANTED
EXNAM
       Primary Examiner: Hu, Shouxiang
LREP
       Sughrue Mion, PLLC
CLMN
       Number of Claims: 5
       Exemplary Claim: 1
ECL
DRWN
       6 Drawing Figure(s); 3 Drawing Page(s)
LN.CNT 770
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L12 ANSWER 26 OF 33 USPAT2 on STN
AB
       A light-emitting device with reduced lattice mismatch. The
       light-emitting device domprises a substrate having a first
       lattice constant, a first buffer multilayer deposited on the
       substrate, a second buffer multilayer deposited on the first
       buffer multilayer, and & GaN base epitaxial
       layer deposited on the second buffer multilayer. The
       lattice constant of the first buffer multilayer ranges from the first
       lattice constant at the bottom of the first buffer multilayer to a
       second lattice constant at the top of the first buffer multilayer. The
       lattice constant of the second buffer multilayer ranges from the second
       lattice constant at the bottom of the second buffer multilayer to a
       third lattice constant at the top of the second buffer multilayer.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2004:148943 USPAT2
```

Light-emitting device with reduced lattice mismatch

TI

```
ΙN
       Lai, Mu-Jen, Jungli, TAIWAN, PROVINCE OF CHINA
       Chang, Chiung-Yu, Hsinchu, TAIWAN, PROVINCE OF CHINA
PΑ
       Vetra Technology, Inc., Hsinchu, TAIWAN, PROVINCE OF CHINA (non-U.S.
       corporation)
PΤ
       US 6815722
                           B2
                                20041109
ΑI
       US 2003-601957
                                20030623 (10)
PRAI
       TW 2002-91136160
                            20021213
DT
       Utility
FS
       GRANTED
EXNAM
       Primary Examiner: Prenty, Mark V.
LREP
       Thomas, Kayden, Horstemeyer & Risley
CLMN
       Number of Claims: 9
ECL
       Exemplary Claim: 1
DRWN
       3 Drawing Figure(s); 2 Drawing Page(s)
LN.CNT 404
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 27 OF 33 USPAT2 on STN
       A method of forming a group-III nitride semiconductor layer on
AB
       a light-emitting device. \First, a substrate is provided. Next,
       a buffer layer is formed on the substrate. A
       hydrogen treatment is performed on the buffer layer. Finally,
       a group-III nitride semiconductor layer is formed on the
       buffer layer. According to the present invention, a hydrogen
       treatment is performed on the buffer to prevent corrosion during
       subsequent process and remove particles from the buffer layer.
       Thus, the structure of the epitaxy layer following
       formed on the buffer layer is enhanced.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2003:318803 USPAT2
ΤI
       Method of forming group-III hitride semiconductor layer on a
       light-emitting device
       Terashima, Kazutaka, Hsinchu, TAIWAN, PROVINCE OF CHINA
Lai, Mu-Jen, Chuagli, TAIWAN, PROVINCE OF CHINA
IN
       Chang, Chiung-Yu, Taichung, TAIWAN, PROVINCE OF CHINA
PA
       Vetra Technology, Inc., Hsinchu, TAIWAN, PROVINCE OF CHINA (non-U.S.
       corporation)
PΙ
       US 6828169
                           B2
                                20041207
ΑI
       US 2003-463355
                                2003061
                                         (10)
RTIT
       Continuation-in-part of Ser. No \ US 2002-62116, filed on 30 Jan 2002
PRAI
       TW 2002-91120763
                            20020911
DT
       Utility
FS
       GRANTED
EXNAM
       Primary Examiner: Nguyen, Tuan H.
LREP
       Thomas, Kayden, Horstemeyer & Risley
CLMN
       Number of Claims: 20
       Exemplary Claim: 1
ECL
DRWN
       6 Drawing Figure(s); 3 Drawing Page(s)
LN.CNT 306
CAS INDEXING IS AVAILABLE FOR THIS PATENT
L12
     ANSWER 28 OF 33 USPAT2 on STN
AΒ
       A p-n junction-type compound semiconductor light-emitting device having
       a substrate formed of a single crystal, a
       first barrier layer provided on the substrate
       and formed of a compound semiconductor of a first conduction type, a
       light-emitting layer provided on the first barrier
       layer and formed of an indium (In) -containing group III nitride
       semiconductor of a first or a second conduction type, and an
       evaporation-preventing layer provided on the light-emitting
       layer for preventing the evaporation of indium from the
       light-emitting layer. The evaporation-preventing layer
       is formed of an undoped boron phosphide (BP)-base
       semiconductor of a second conduction type. A method for producing the
       semiconductor-light emitting device is also disclosed.
```

```
AN
       2003:255589 USPAT2
ΤI
       P-n junction-type compound semiconductor light-emitting device,
       production method thereof, lamp and light source
TN
       Udagawa, Takashi, Saitama, JAPAN
PA
       Showa Denko Kabushiki Kaisha, Tokyo, JAPAN (non-U.S. corporation)
PΤ
       US 6831293
                          B2
                                20041214
AΙ
       US 2003-389904
                                20030318 (10)
PRAI
       JP 2002-75297
                           2002d319
       US 2002-384095P
                           20020531 (60)
       Utility
DT
FS
       GRANTED
EXNAM
      Primary Examiner: Mai, Anh Duy
LREP
       Sughrue Mion, PLLC
CLMN
       Number of Claims: 13
ECL
       Exemplary Claim: 1
       7 Drawing Figure(s); 4 Drawling Page(s)
DRWN
LN.CNT 965
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L12 ANSWER 29 OF 33 USPAT2 on STN
AB
       A pn-junction type compound semiconductor light-emitting device having a
       substrate formed of a crystal, a first
       barrier layer provided on the substrate and formed
       of an undoped boron phosphide-base semiconductor of
       first conduction type, and a light-emitting layer of a
       first or a second conduction type provided on the first
       barrier layer including a plurality of superposed constituent
       layers formed of group III nitride semiconductors each having a
       different band gap. The constituent layer of the
       light-emitting layer provided closest to the first
       barrier layer is a first light-emitting constituent
       layer formed of a group III nitride semiconductor containing
       phosphorus (P). A method for producing the semiconductor light-emitting
       device is also disclosed.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
ΑN
       2003:248793 USPAT2
ΤI
       Pn-juction type compound semiconductor light-emitting device, production
       method thereof and white light-emitting diode
ΤN
       Udagawa, Takashi, Saitama, JAPAN
PΔ
       Showa Denko Kabushiki Kaisha, Tokyo, JAPAN (non-U.S. corporation)
PΙ
       US 6774402
                          B2
                               20040810
AΙ
       US 2003-384666
                               20030311 (10)
PRAI
       JP 2002-67473
                          - 20020312
       US 2002-430648P
                           20021204 (60)
DT
       Utility
FS
       GRANTED
EXNAM
       Primary Examiner: Crane, Sara
LREP
       Sughrue Mion, PLLC
CLMN
       Number of Claims: 13
ECL
       Exemplary Claim: 1
DRWN
       6 Drawing Figure(s); 3 Drawing Page(s)
LN.CNT 1246
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 30 OF 33 USPAT2 on STN
AΒ
       A pn-junction-type semiconductor light-emitting device having a
       single-crystal silicon (Si) substrate of
       first conduction type; a first boron-
       phosphide-based semiconductor layer of first
       conduction type provided on the substrate; a light-emitting
       layer formed of a Group III-V semiconductor layer of
       first or second conduction type which is doped with an
       element belonging to Group IV of the periodic table provided on the
       first boron-phosphide-based semiconductor
       layer; and second boron-phosphide
       -based semiconductor layer of second conduction type
       formed of a boron-phosphide-based semiconductor
```

layer of second conduction type containing a Group IV element provided on the light-emitting layer. The first boron-phosphide-based semiconductor layer, the light-emitting layer, and the second boron-phosphide-based semiconductor layer form a pn-junction-type hetero structure. In addition, the second conduction type is opposite the first conduction type. Also, disclosed is a method for producing the device.

CAS INDEXING IS AVAILABLE FOR THIS PATENT.

AN 2003:230061 USPAT2

TI P-n junction type boron phosphide-based semiconductor light-emitting device and production method thereof Udagawa, Takashi, Saitama, JAPAN

PA Showa Denko Kabushiki Kaisha, Tokyo, JAPAN (non-U.S. corporation)

AN TT IN PA PΤ US 6831304 B2 20041214 ΑI US 2003-370761 20030224 (10) PRAI JP 2002-47457 20020225 US 2002-367702P 20020328 (60) DТ Utility FS GRANTED EXNAM Primary Examiner: Thomas, Tom; Assistant Examiner: Lee, Eugene LREP Sughrue Mion, PLLC CLMN Number of Claims: 12 ECL Exemplary Claim: 1 DRWN 4 Drawing Figure(s); 2 Drawing Page(s) LN.CNT 1268 CAS INDEXING IS AVAILABLE FOR THIS PATENT. ANSWER 31 OF 33 USPAT2 on STN L12ABA boron-phosphide-based semiconductor light-emitting device having a semiconductor substrate of a first conduction type having, on its bottom surface, a bottom electrode; a first boron-phosphide-based semiconductor layer of a first conductive type provided on the substrate; a Group III-V compound semiconductor active layer provided on the first boron-phosphide-based semiconductor layer; a second boronphosphide-based semiconductor layer of second conduction type provided on the active layer; and a top electrode provided on the surface of the second boron -phosphide-based semiconductor layer. The top electrode includes a lower electrode and an upper electrode, the lower electrode is in direct contact with the second boron -phosphide-based semiconductor layer and formed of a metal incapable of establishing ohmic contact with the second boron-phosphide-based semiconductor layer, and the upper electrode is provided on the lower electrode and formed of a metal capable of establishing ohmic contact with the second boron-phosphide-based semiconductor layer. CAS INDEXING IS AVAILABLE FOR THIS PATENT. AN2003:205162 USPAT2

TΙ Boron phosphide-based semiconductor light-emitting device, production method thereof, and light-emitting diode IN Udagawa, Takashi, Saitama, JAPAN PA Showa Denko Kabushiki Kaisha, Tokyo, JAPAN (non-U.S. corporation) PΙ US 6730941 20040504 B2 ΑI US 2003-353006 20030129 (10) PRAI JP 2002-20824 20020130 US 2002-384097P 20020531 (60) DT Utility FS GRANTED EXNAM Primary Examiner: Hu, Shouxiang LREP Sughrue Mion, PLLC CLMN Number of Claims: 15 ECL Exemplary Claim: 1 DRWN 6 Drawing Figure(s); 3 Drawing Page(s)

PA

```
ANSWER 32 OF 33 USPAT2 on STN
AB
       A stacked layer structure including a single
       crystal substrate; an amorphous or polycrystalline
       buffer layer formed from a boron-containing Group III-V
       compound semiconductor. The buffer layer is provided on the
       substrate; a cladding layer formed from a
       boron-containing Group III-V compound semiconductor is provided on the
       buffer layer; and a light-emitting layer having a
       quantum well structure including a barrier layer formed from a
       boron-containing Group III-V compound semiconductor and a well
       layer formed from a Group III nitride semiconductor is provided
       on the cladding layer. The barrier layer is formed
       from a boron-containing Group III-V compound semiconductor having the
       same lattice constant as a boron-containing Group III-V compound
       semiconductor constituting the cladding layer.
AN
       2003:37454 USPAT2
ΤI
       Stacked layer structure, light-emitting device, lamp, and
       light source unit
TN
       Udagawa, Takashi, Saitama, JAPAN
PA
       Showa Denko Kabushiki Kaisha, Tokyo, JAPAN (non-U.S. corporation)
PΙ
       US 6835962
                          B2
                               20041228
       US 2002-207901
AΙ
                               20020731 (10)
PRAI
       JP 2001-233428
                           20010801
       JP 2001-235454
                           20010802
       JP 2001-247523
                           20010817
       US 2001-323084P
                           20010919 (60)
       US 2001-311103P
                           20010810 (60)
       US 2001-311073P
                           20010810 (60)
DT
       Utility
FS
       GRANTED
EXNAM
       Primary Examiner: Jackson, Jerome
LREP
       Sughrue Mion, PLLC
CLMN
       Number of Claims: 13
ECL
       Exemplary Claim: 1
DRWN
       6 Drawing Figure(s); μ3 Drawing Page(s)
LN.CNT 1162
L12 ANSWER 33 OF 33 USPAT2 \on STN
AB
       UV reflectors incorporated in UV LED-based light sources reduce the
       amount of UV radiation\emission into the surroundings and increase the
       efficiency of such light sources. UV reflectors are made of
       nanometer-sized particles having a mean particle diameter less than
       about one-tenth of the wavelength of the UV light emitted by the UV LED,
       dispersed in a molding of r casting material surrounding the LED. Other UV
       reflectors are series of layers of materials having
       alternating high and low refractive indices; each layer has a
       physical thickness of one quarter of the wavelength divided by the
       refractive index of the material. Nanometer-sized textures formed on a
       surface of the multilayered reflector further reduce the emission of UV
       radiation into the surroundings. UV LED-based light sources include such
       a multilayered reflector disposed on an encapsulating structure of a
       transparent material around\a UV LED, particles of a UV-excitable
       phosphor dispersed in the thansparent material. Alternatively, the
       transparent material also includes nanometer-sized particles of a
       UV-radiation scattering material.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2002:320216 USPAT2
ΑN
TI
       UV reflectors and UV-based light sources having reduced UV radiation
       leakage incorporating the same
ΤN
      McNulty, Thomas Francis, Ballston Lake, NY, United States
      Doxsee, Daniel Darcy, Sagamore Hills, OH, United States
```

Rose, James Wilson, Guilderland, NY, United States

General Electric Company, Niskayuna, NY, United States (U.S.

```
corporation)
PΙ
       US 6686676 .
                           B2
                                20040203
ΑI
       US 2001-681560
                                20010430 (9)
DT
       Utility
FS
       GRANTED
EXNAM
       Primary Examiner: O'Shea, Sandra; Assistant Examiner: Macchiarolo, Peter
       Vo, Toan P., Patnode, Patrick K.
LREP
CLMN
       Number of Claims: 53
       Exemplary Claim: 1
ECL
DRWN
       7 Drawing Figure(s); 7 Drawing Page(s)
LN.CNT 958
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
=> d his
     (FILE 'HOME' ENTERED AT 13:08:07 ON 26 APR 2005)
     FILE 'HCAPLUS, INSPEC, INPADOC, ABI-INFORM, USPATFULL, USPAT2' ENTERED AT
     13:09:47 ON 26 APR 2005
L1
        3474450 S (EPITAX? OR CRYSTAL?)
L2
          58723 S (GAN OR GALLIUM (W) NITRIDE)
L3.
        2251103 S (SUBSTRATE#)
         280196 S (SINGLE(W) CRYSTAL OR MONO(W) CRYSTAL#)
L4
L5
             11 S (BORON (W) PHOSPHITE (W) BUFFER# OR BORON (W) PHOSPHITE)
L6
        3603318 S (LAYER#)
L7
         322468 S (FIRST OR PRIMARY) (4A) (LAYER)
         290705 S (SECOND?) (4A) (LAYER)
L8
              3 S L4 AND L5
L9
           1246 S L1 AND L2 AND L3 AND L4 AND L6 AND L7 AND L8
L10
           1188 S (BORON (W) PHOSPHIDE (W) BUTFER# OR BORON (W) PHOSPHIDE)
L11
             33 S L10 AND L11
L12
```

=>